

FIG. 1




FIG . 2




FIG . 3A




FIG . 3B




FIG . 4




FIG . 5A




FIG . 5B




FIG . 5C




FIG . 6A




FIG . 6B




FIG. 7A




FIG. 7B




FIG. 8




FIG. 9A




FIG. 9B




FIG. 10




FIG. 11




FIG. 12






FIG. 13A




L SIDE Prog

FIG. 13B



R SIDE Prog

FIG. 13C



BOTH SIDE Prog

FIG. 14




FIG. 16






FIG. 17A



After Prog


FIG. 17B



Pre Prog

Lsid / Rside
INDEPENDENT Program

FIG. 17C



Erase

FLASH ERASE

FIG. 18




FIG. 19




FIG. 20




FIG . 22




FIG . 23 PRIOR ART




FIG . 24 PRIOR ART




FIG . 25A PRIOR ART




FIG . 25B PRIOR ART




FIG . 25C PRIOR ART

	$WL_i(j)$	$WL(k \neq j)$	$BL(I+2n)$	$BL(I+2n-1)$	$CG(I+2n)$	$CG(I+2n-1)$
Prog	9.0V	0.0V	5.0V	0.0V	1.0V/0.0V	0.0V
Erase	0.0V	0.0V	7.0V	0.0V	5.0V	0.0V
Read	Vread	0.0V	0.0V	1.5V	1.5V	0.0V

FIG . 26A




FIG . 26B




FIG . 27






FIG . 28A



Node1:Erased
Node2:Erased


FIG . 28B



Node1:Erased
Node2:Programmed

TRAP SPACE
 $0.03 \sim 0.05 \mu m$

FIG . 28C



Node1:Erased
Node2:Programmed

TRAP SPACE
 $0.2 \sim 0.25 \mu m$

FIG. 29

